Pumping properties of the hybrid single-electron transistor in
  dissipative environment by Lotkhov, S. V. et al.
Pumping properties of the hybrid single-electron transistor in dissipative environment
S. V. Lotkhov∗ and A. B. Zorin
Physikalisch-Technische Bundesanstalt, Bundesallee 100, 38116 Braunschweig, Germany
S. Kafanov and J. P. Pekola
Low Temperature Laboratory, Helsinki University of Technology, P.O. Box 3500, 02015 TKK, Finland
A. Kemppinen
Centre for Metrology and Accreditation (MIKES), P.O. Box 9, FIN-02151 Espoo, Finland
(Dated: October 24, 2018)
Pumping characteristics were studied of the hybrid normal-metal/superconductor single-electron
transistor embedded in a high-ohmic environment. Two 3µm-long microstrip resistors of CrOx with
a sum resistance R ≈ 80 kΩ were placed adjacent to this hybrid device. Substantial improvement
of pumping and reduction of the subgap leakage were observed in the low-MHz range. At higher
frequencies 0.1−1 GHz, a slowdown of tunneling due to the enhanced damping and electron heating
negatively affected the pumping, as compared to the reference bare devices.
One of the paramount applications of metallic single
electron tunneling (SET) devices has been generation and
detection of very low quantized currents, I ∼ 1 pA, for
the purposes of charge metrology (see, e.g., Ref. [1]). An
important role plays the fundamental trade-off between
the accuracy, usually requiring opaque tunnel barriers,
and the pumping rates. Sophisticated algorithms are ap-
plied to operate the multi-junction and multi-gate SET
pumps at a high accuracy level. High-frequency pump-
ing (for example, at f ∼ 1 GHz, I = ef ∼ 160 pA), or
driving several pumps in parallel, in order to produce nA-
currents, is theoretically possible [2], but technologically
very challenging.
Recently, single-gate pumping has been demon-
strated for the very simple SET structures, consist-
ing of two ultrasmall Al/AlOx/Cu Superconductor–
Insulator–Normal metal (SIN) contacts, arranged either
as NISIN [3] or SINIS [4] transistors. The pumping mech-
anism reproduces qualitatively the hold-and-pass strat-
egy, known for a four-junction SET turnstile [5]. The
mechanism is based on the charge hysteresis, arising due
to the gap ∆ in the energy spectrum of the superconduc-
tor of the SIN junctions.
The pumping accuracy has been analyzed in detail
in Refs. [3, 6]. In particular, it was shown that for
the SINIS type devices with a high charging energy,
EC ≡ e2/2CΣ > ∆ (CΣ is the total capacitance of
the transistor island), the lowest-order quantum leakage
mechanism, a so-called Cooper-pair—electron (CPE) co-
tunneling, involves a coherent tunneling of three parti-
cles. This is an advantage of the hybrid devices, if com-
pared, for example, to a 3-junction normal-state pump,
subjected to two-electron cotunneling [7]. For realistic
SINIS transistors with EC/∆ ≥ 2 and a rectangular gate
drive, the metrological accuracy of 10−8 is predicted for
the currents ∼ 10 pA [6, 8]. The device simplicity opens
a possibility of on-chip integration towards higher cur-
rents.
In this Letter, we address an important modification of
the hybrid devices due to including dissipative environ-
ment, realized as high-ohmic on-chip microresistors. Our
interest is motivated, on one side, by successful exper-
iments on cotunneling suppression in the normal-state
SET circuits [9]. On the qualitative level, similar im-
provements of the fundamental accuracy are expected
for the hybrid devices as well. On the other hand, the
experimental hybrid pumping is often superimposed by
a sub-gap leakage that is too strong to be explained
by CPE cotunneling [3, 4, 8], and possibly caused by
structural non-idealities of the sample. This extra leak-
age has been described phenomenologically with a model
suggested for the effect of Cooper-pair breaking [10].
Here we show that, specifically to the hybrid devices, al-
ready the lowest-order model predicts accuracy improve-
ment due to implementation of the resistors. The resis-
tors are therefore expected to suppress a broad spectrum
of unwanted processes of different perturbation orders.
Whereas high-order tunneling usually produces a small
current contribution only, a well-measurable leakage sup-
pression can be an experimental evidence of the resistors
efficiency.
For our experiment, we fabricated hybrid devices of
Cr-resistors
tunnel junctions
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FIG. 1: Scanning electron micrograph of an R-SINIS device,
fabricated through the triple-replica deposition of CrOx, Al
and Cr (from top to bottom).
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FIG. 2: (a) Pumping plateaus calculated for different resis-
tances R = 1, 3, 10, 30, 100, 300 kΩ and fixed RN = 200 kΩ,
EC = ∆ = 220µeV, T = 100 mK, f = 10 MHz, CgVg0 = 0.5e,
CgVA = 0.6e, where Cg is a gate capacitance, and the open-
state dc-leakage I = 5·10−5×(RN)−1V . (b) The experimental
plateaus measured under the same conditions as in (a). The
plateau of the SINIS–1 device is shifted by +0.3 pA for clarity.
The dashed lines show the minimum tilt along the plateau.
four different types: SINIS and NISIN type transistors,
with and without chromium resistors (below we denote
the devices with resistors as R-SINIS and R-NISIN).
We used a trilayer PMMA/Ge/Copolymer mask and the
shadow evaporation technique [11] for the structure of
CrOx (11 nm of Cr for the resistors, evaporated in O2),
Al (18 nm, oxidized after evaporation), and, finally, 15 nm
of Cr as a counter electrode. One of the R-SINIS devices
is shown in Fig. 1. The basic results of this work are
demonstrated, using transistor samples SINIS–1,2 and
R-SINIS–1, and a reference single junction SIN–1 with
the following parameters (respectively): total asymptotic
resistances RN = 140, 195, 355, and 95 kΩ and charging
energies of the transistors EC = 110, 140 and ∼ 200µeV.
The latter estimate is based on scaling the EC of the bare
transistors with the tunneling resistance ratios. The re-
sistance of Cr-lines was R = 80 kΩ ± 10% with a small
non-linearity, observed as a zero-bias conductance dip
< 50% at T < 100 mK. The effective impedance seen
by one of the identical junctions through the capacitance
of the second one is R/4. With our choice of impedance,
R/4 < RQ ≡ h/e2 ≈ 25.8 kΩ, the reduction of the single-
particle tunneling rates (and, thus, that of the pumping
frequency) is still moderate [12].
We modeled the single-electron tunneling rates in R-
SINIS devices with the P (E) function formalism (see,
e.g., Ref. [12]), where P can be interpreted as the prob-
ability of the exchange of energy E between the SI-
NIS transistor and its electromagnetic environment. The
leakage was phenomenologically modelled by smearing
the BCS density of states by introducing an appropriate
lifetime of quasiparticles [10], resulting in a linear dc sub-
gap currents, I = 5 · 10−5 × (RN)−1V , for the unblocked
bare devices. For low R = 1 kΩ, which corresponds to the
resistance of the Cr island itself, the simulated leakage is
almost linear and close to that of the bare transistor.
However for R = 100 kΩ, the simulated sub-gap leakage
is clearly nonlinear and it is suppressed by almost an
order of magnitude at eV = ∆.
Figure 2(a) shows the pumping plateaus at 10 MHz,
calculated for the broad range of impedances R. We
found that the high-ohmic environment extends the
plateau and shifts its inflection point towards higher volt-
ages. The minimum of the slope is found at the voltages
eV/∆ ≈ 0.9 and 1.15 for R = 1 kΩ and R = 100 kΩ,
respectively. Interestingly, the minimum of the slope ap-
pears to be at the crossing point with I = ef , which
might help locating the optimum operating point in
practice. The lowest of possible slopes is expected for
R = 100 kΩ, being about 17 times lower than that in the
case R = 1 kΩ.
The experimental plateaus for the SINIS and R-SINIS
devices are compared in Fig. 2(b), demonstrating the
effect of the high-ohmic environment on the quantized
current plateau at a low frequency. The figure of merit
can be expressed by means of the leakage parameter
η = RN/RL, where RL is the lowest slope along the cur-
rent plateau. Consistent with the model prediction, the
resistor forced a considerable leakage suppression, corre-
sponding to η(R−SINIS)/η(SINIS) ≈ 16. Furthermore, the
plateau of the R-SINIS sample extends to much higher
voltages than has ever been observed for a bare hybrid
turnstile [3, 4, 8].
At higher frequencies, a noticeable slow-down of tun-
neling shows up for the R-SINIS devices, as compared
to the bare ones. In the pumping I–V curves, Fig. 3,
the rise to the plateau requires higher voltage, and the
current versus gate-amplitude curve (not shown) demon-
strates considerable back-tunneling effects [8]. At the
frequencies above 100 MHz, the plateau starts to be de-
teriorated. According to our simulations, pumping in this
frequency range is subject to intensive electron heating in
the island. We note that, in the bare SINIS devices, the
pumping plateaus were observed up to the high-frequency
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FIG. 3: Pumping at higher frequencies. The gate sweep was
optimized as in Fig. 2.
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FIG. 4: Normalized dc I–V characteristics. The I–V en-
velopes of the transistors were measured, while simultane-
ously sweeping the bias and the gate voltages, the latter over
many oscillation periods. See the text for further details.
roll-off, f ∼ 1 GHz, of our gate line.
For a more detailed insight into the subgap processes,
we studied dc envelopes, Fig. 4, of both SINIS and R-
SINIS devices in a wide range of RN and EC. The high-
ohmic environment is found to dramatically suppress the
leakage, whereas the leakage magnitude appears to be of
the same order with the slope of the pumping plateau.
In our simulations, Fig. 2(a), we apply a phenomenolog-
ical leakage slope (the thin solid line in Fig. 4), which
was close to the averaged envelope and provided us with
a correct prediction. However, the detailed mechanism
is probably more complex and includes the processes be-
yond the lowest-order model. The dashed line in Fig. 4
shows the expectation for the bare transistor SINIS–2, in
the gate-open state, plotted by appropriate scaling of the
I–V curve of the representative junction SIN–1, designed
to be a half of the SINIS layout. The scaling approach
is physically relevant, if we assume that the subgap cur-
rent appears due to unblocked but still correlated SET
transport through the subgap ( e.g., ”poisoning”) states
in the superconductor.
In contrast to the expected linear low-bias slope, the
experimental envelopes show a clear voltage threshold,
followed by a steep increase of the subgap current. One
plausible interpretation for the peaks is Andreev reflec-
tion (AR), which here may be stronger than in other
realizations [3, 4, 8] because of lower barrier quality of
Al/AlOx/Cr junctions. We note that at low charging
energies, EC < ∆, AR cycles can be launched in the fol-
lowing way. First, a nonequilibrium quasiparticle (often
generated in the superconducting leads by external noise
or single photons due to imperfect filtering or shielding)
tunnels from a lead to the island and gets trapped there
due to the charge hysteresis induced by ∆. Let us as-
sume, e.g., that the gate charge CgVg/e is close to 0 and
the island is trapped to the charge state 1. Now, AR
cycles can contribute to the current by tunneling events
between the charge states ±1. The exact trapping mech-
anisms can vary greatly in different experiments, see, e.g.,
Ref. [13] and the citations therein. Experimenting with
several devices, we observed a large spread of leakage
thresholds which may be related to the trapping-induced
AR. The effective suppression of leakage peaks by the re-
sistors indicates thus their efficiency against higher-order
processes. Together with the requirement EC > ∆ [6], a
radical improvement can be expected.
To conclude, we demonstrate the effect of high-ohmic
environment on the hybrid turnstile. In the lower MHz-
range, an order of magnitude improvement of the current
plateaus was demonstrated in simulations and observed
in experiment. Further analysis of the effect of the high-
ohmic environment on the higher-order processes is nec-
essary for developing the hybrid turnstile towards metro-
logical applications. Also, the effect of cooling or heating
of the island [14] should be studied in more detail for fur-
ther understanding of the device frequency limitations.
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